View MTP75N03HDL_191435.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order this document by MTP75N03HDL/D
Advanced Information
HDTMOS E-FET TM High Density Power FET
N-Channel Enhancement-Mode Silicon Gate
This advanced high-cell density HDTMOS E-FET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low-voltage, high-speed switching applications in power supplies, converters and PWM motor controls, and inductive loads. The avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched, and to offer additional safety margin against unexpected voltage transients. * * * * * Ultra Low RDS(on), High-Cell Density, HDTMOS SPICE Parameters Available Diode is Characterized for Use in Bridge Circuits IDSS and VDS(on) Specified at Elevated Temperature Avalanche Energy Specified
MTP75N03HDL
Motorola Preferred Device
TMOS POWER FET LOGIC LEVEL 75 AMPERES RDS(on) = 9.0 mOHM 25 VOLTS
TM
D
G S CASE 221A-06, Style 5 TO-220AB
MAXIMUM RATINGS (TC = 25C unless otherwise noted)
Rating Drain-Source Voltage Drain-Gate Voltage (RGS = 1.0 M) Gate-Source Voltage -- Continuous Gate-Source Voltage -- Single Pulse (tp 10 ms) Drain Current -- Continuous -- Continuous @ 100C -- Single Pulse (tp 10 s) Total Power Dissipation Derate above 25C Operating and Storage Temperature Range Single Pulse Drain-to-Source Avalanche Energy -- Starting TJ = 25C (VDD = 25 Vdc, VGS = 5.0 Vdc, IL = 75 Apk, L = 0.1 mH, RG = 25 ) Thermal Resistance -- Junction to Case -- Junction to Ambient Maximum Lead Temperature for Soldering Purposes, 1/8 from case for 10 seconds Symbol VDSS VDGR VGS ID ID IDM PD TJ, Tstg EAS RJC RJA TL Value 25 25 15 20 75 59 225 150 1.0 - 55 to 175 280 1.0 62.5 260 Unit Vdc Vdc Vdc Vpk Adc Apk Watts W/C C mJ C/W C
This document contains information on a new product. Specifications and information herein are subject to change without notice.
E-FET and HDTMOS are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.
Preferred devices are Motorola recommended choices for future use and best overall value.
REV 2
(c)Motorola TMOS Power MOSFET Transistor Device Data Motorola, Inc. 1995
1
MTP75N03HDL
ELECTRICAL CHARACTERISTICS (TJ = 25C unless otherwise noted)
Characteristic OFF CHARACTERISTICS Drain-Source Breakdown Voltage (Cpk 2.0) (3) (VGS = 0 Vdc, ID = 0.25 mA) Temperature Coefficient (Positive) Zero Gate Voltage Drain Current (VDS = 25 Vdc, VGS = 0 Vdc) (VDS = 25 Vdc, VGS = 0 Vdc, TJ = 125C) Gate-Body Leakage Current (VGS = 20 Vdc, VDS = 0 V) ON CHARACTERISTICS (1) Gate Threshold Voltage (Cpk 3.0) (3) (VDS = VGS, ID = 0.25 mA) Temperature Coefficient (Negative) Static Drain-Source On-Resistance (Cpk 2.0) (3) (VGS = 5.0 Vdc, ID = 37.5 Adc) Drain-Source On-Voltage (VGS = 10 Vdc) (ID = 75 Adc) (ID = 37.5 Adc, TJ = 125C) Forward Transconductance (VDS = 3.0 Vdc, ID = 20 Adc) DYNAMIC CHARACTERISTICS Input Capacitance Output Capacitance Reverse Transfer Capacitance SWITCHING CHARACTERISTICS (2) Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Gate Charge (VDS = 24 Vdc, ID = 75 Adc, VGS = 5.0 Vdc) (VDS = 15 Vdc, ID = 75 Adc, VGS = 5.0 Vdc, Rg = 4.7 ) td(on) tr td(off) tf QT Q1 Q2 Q3 SOURCE-DRAIN DIODE CHARACTERISTICS Forward On-Voltage (IS = 75 Adc, VGS = 0 Vdc) (IS = 75 Adc, VGS = 0 Vdc, TJ = 125C) VSD -- -- trr (IS = 75 Adc, VGS = 0 Vdc, dIS/dt = 100 A/s) Reverse Recovery Stored Charge (1) Pulse Test: Pulse Width 300 s, Duty Cycle 2%. (2) Switching characteristics are independent of operating junction temperature. (3) Reflects typical values. Max limit - Typ Cpk = 3 x SIGMA ta tb QRR -- -- -- -- 0.97 0.87 58 27 30 0.088 1.1 -- -- -- -- -- C ns Vdc -- -- -- -- -- -- -- -- 24 493 60 149 61 14 33 27 48 986 120 300 122 28 66 54 nC ns (VDS = 25 Vdc, VGS = 0 Vdc, f = 1.0 MHz) Ciss Coss Crss -- -- -- 4025 1353 307 5635 1894 430 pF VGS(th) 1.0 RDS(on) -- VDS(on) -- -- gFS 15 -- 55 0.68 0.6 -- mhos 6.0 9.0 Vdc 1.5 2.0 mV/C m Vdc V(BR)DSS 25 -- -- mV/C IDSS -- -- IGSS -- -- -- -- 100 500 100 nAdc Adc Vdc Symbol Min Typ Max Unit
Reverse Recovery Time
2
Motorola TMOS Power MOSFET Transistor Device Data
MTP75N03HDL
TYPICAL ELECTRICAL CHARACTERISTICS
150 I D , DRAIN CURRENT (AMPS) VGS = 10 V 8V 120 6V 5V 4.5 V TJ = 25C 4V I D , DRAIN CURRENT (AMPS) 150 VDS 10 V
120
90 3.5 V 60 3V 2.5 V 0 0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS) 1.8 2
90
60 100C 30 25C TJ = -55C 0 1.5 2 2.5 3 3.5 4 VGS, GATE-TO-SOURCE VOLTAGE (VOLTS) 4.5
30
Figure 1. On-Region Characteristics
R DS(on) , DRAIN-TO-SOURCE RESISTANCE (OHMS) R DS(on) , DRAIN-TO-SOURCE RESISTANCE (OHMS)
Figure 2. Transfer Characteristics
0.01 VGS = 5 V 0.008 TJ = 100C
0.009 TJ = 25C 0.008
0.006
25C
0.007
VGS = 5 V
0.006 10 V 0.005
- 55C 0.004
0.002
0
30
60
90
120
150
0.004
0
25
ID, DRAIN CURRENT (AMPS)
75 50 100 ID, DRAIN CURRENT (AMPS)
125
150
Figure 3. On-Resistance versus Drain Current and Temperature
Figure 4. On-Resistance versus Drain Current and Gate Voltage
RDS(on) , DRAIN-TO-SOURCE RESISTANCE (NORMALIZED)
2 VGS = 10 V ID = 37.5 A I DSS , LEAKAGE (nA)
10000
TJ = 125C 100C
1.6
1000
1.2
100
0.8
10 25C VGS = 0 V 1
0.4
0
-50
-25
0 25 50 75 100 TJ, JUNCTION TEMPERATURE (C)
125
150
0
5 10 15 20 25 VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS)
30
Figure 5. On-Resistance Variation with Temperature
Figure 6. Drain-To-Source Leakage Current versus Voltage
Motorola TMOS Power MOSFET Transistor Device Data
3
MTP75N03HDL
POWER MOSFET SWITCHING
Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (t) are determined by how fast the FET input capacitance can be charged by current from the generator. The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current (IG(AV)) can be made from a rudimentary analysis of the drive circuit so that t = Q/IG(AV) During the rise and fall time interval when switching a resistive load, VGS remains virtually constant at a level known as the plateau voltage, VSGP. Therefore, rise and fall times may be approximated by the following: tr = Q2 x RG/(VGG - VGSP) tf = Q2 x RG/VGSP where VGG = the gate drive voltage, which varies from zero to VGG RG = the gate drive resistance and Q2 and VGSP are read from the gate charge curve. During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are: td(on) = RG Ciss In [VGG/(VGG - VGSP)] td(off) = RG Ciss In (VGG/VGSP) The capacitance (Ciss) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating td(on) and is read at a voltage corresponding to the on-state when calculating td(off). At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified. The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.
15000 Ciss
VDS = 0 V
VGS = 0 V
TJ = 25C
12000 C, CAPACITANCE (pF)
9000 Crss 6000 Ciss Coss Crss 5 VGS 0 VDS 5 10 15 20 25
3000 0 10
GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)
Figure 7. Capacitance Variation
4
Motorola TMOS Power MOSFET Transistor Device Data
MTP75N03HDL
VGS, GATE-TO-SOURCE VOLTAGE (VOLTS) 7 6 QT 5 4 3 2 1 0 0 10 Q3 VDS 50 20 30 40 QT, TOTAL GATE CHARGE (nC) 60 TJ = 25C ID = 75 A Q1 Q2 VGS 16 12 8 4 0 70 20 28 24 10000 TJ = 25C ID = 75 A VDD = 15 V VGS = 5 V VDS , DRAIN-TO-SOURCE VOLTAGE (VOLTS)
t, TIME (ns)
1000
tr
100
tf td(off) td(on)
10 1 10 RG, GATE RESISTANCE (OHMS) 100
Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge
Figure 9. Resistive Switching Time Variation versus Gate Resistance
DRAIN-TO-SOURCE DIODE CHARACTERISTICS
The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI. System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, trr, due to the storage of minority carrier charge, QRR, as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t rr and low QRR specifications to minimize these losses. The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high
75 TJ = 25C VGS = 0 V
di/dts. The diode's negative di/dt during ta is directly controlled by the device clearing the stored charge. However, the positive di/dt during tb is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of tb/ta serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy. Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter trr), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.
I S , SOURCE CURRENT (AMPS)
60
45
30
15
0 0.5
0.6
0.7
0.8
0.9
1
VSD, SOURCE-TO-DRAIN VOLTAGE (VOLTS)
Figure 10. Diode Forward Voltage versus Current
SAFE OPERATING AREA
Motorola TMOS Power MOSFET Transistor Device Data
5
MTP75N03HDL
SAFE OPERATING AREA
The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (TC) of 25C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance-General Data and Its Use." Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (IDM) nor rated voltage (VDSS) is exceeded, and that the transition time (tr, tf) does not exceed 10 s. In addition the total power averaged over a complete switching cycle must not exceed (TJ(MAX) - TC)/(RJC). A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature. Although many E-FETs can withstand the stress of drain- to-source avalanche at currents up to rated pulsed current (IDM), the energy rating is specified at rated continuous current (ID), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous ID can safely be assumed to equal the values indicated.
1000 I D , DRAIN CURRENT (AMPS)
280 EAS, SINGLE PULSE DRAIN-TO-SOURCE AVALANCHE ENERGY (mJ) VGS = 20 V SINGLE PULSE TC = 25C 240 200 160 120 80 40 0 25 50 75 100 125 150 ID = 75 A
100 100 s 1 ms 10 RDS(on) LIMIT THERMAL LIMIT PACKAGE LIMIT 0.1 1 10 10 ms dc
1
100
VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS)
TJ, STARTING JUNCTION TEMPERATURE (C)
Figure 11. Maximum Rated Forward Biased Safe Operating Area
Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature
6
Motorola TMOS Power MOSFET Transistor Device Data
MTP75N03HDL
TYPICAL ELECTRICAL CHARACTERISTICS
1.0 r(t), NORMALIZED EFFECTIVE TRANSIENT THERMAL RESISTANCE D = 0.5
0.2 0.1 0.1 0.05 0.02 0.01 SINGLE PULSE 0.01 1.0E-05 1.0E-04 t2 DUTY CYCLE, D = t1/t2 1.0E-03 1.0E-02 t, TIME (s) 1.0E-01 t1 P(pk) RJC(t) = r(t) RJC D CURVES APPLY FOR POWER PULSE TRAIN SHOWN READ TIME AT t1 TJ(pk) - TC = P(pk) RJC(t)
1.0E+00
1.0E+01
Figure 13. Thermal Response
di/dt IS trr ta tb TIME tp IS 0.25 IS
Figure 14. Diode Reverse Recovery Waveform
Motorola TMOS Power MOSFET Transistor Device Data
7
MTP75N03HDL
PACKAGE DIMENSIONS
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED. DIM A B C D F G H J K L N Q R S T U V Z INCHES MIN MAX 0.570 0.620 0.380 0.405 0.160 0.190 0.025 0.035 0.142 0.147 0.095 0.105 0.110 0.155 0.018 0.025 0.500 0.562 0.045 0.060 0.190 0.210 0.100 0.120 0.080 0.110 0.045 0.055 0.235 0.255 0.000 0.050 0.045 --- --- 0.080 MILLIMETERS MIN MAX 14.48 15.75 9.66 10.28 4.07 4.82 0.64 0.88 3.61 3.73 2.42 2.66 2.80 3.93 0.46 0.64 12.70 14.27 1.15 1.52 4.83 5.33 2.54 3.04 2.04 2.79 1.15 1.39 5.97 6.47 0.00 1.27 1.15 --- --- 2.04
-T- B
4
SEATING PLANE
F T S
C
Q
123
A U K
STYLE 5: PIN 1. 2. 3. 4. GATE DRAIN SOURCE DRAIN
H Z L V G D N R J
CASE 221A-06 ISSUE Y
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.
How to reach us: USA / EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com
JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315 HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298
8
*MTP75N03HDL/D*
Motorola TMOS Power MOSFET Transistor Device Data MTP75N03HDL/D

▲Up To Search▲

Price & Availability of MTP75N03HDL

	To Download MTP75N03HDL Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .